

# Course guide 2301218 - MSIPD - Mixed Signal IP Design

Last modified: 20/03/2024

Unit in charge: Barcelona School of Telecommunications Engineering

**Teaching unit:** 1022 - UAB - (ANG) pendent.

Degree: MASTER'S DEGREE IN SEMICONDUCTOR ENGINEERING AND MICROELECTRONIC DESIGN (Syllabus 2024).

(Optional subject).

Academic year: 2024 ECTS Credits: 4.0 Languages: English

#### **LECTURER**

**Coordinating lecturer:** Consultar aquí / See here:

**Others:** Consultar aquí / See here:

#### **TEACHING METHODOLOGY**

Teaching methodology is based on classroom lectures and exercises (20h) and lab sessions (10h). The lab work includes the top-down design of a switched-capacitor (SC) Delta-Sigma ADC or clock PLL IP block from functional specifications to layout in CMOS technology with electronic design automation (EDA) tools and process design kit (PDK).

## **LEARNING OBJECTIVES OF THE SUBJECT**

This course is an introduction to the CMOS design of mixed-signal IP blocks, from the functional specification employing Verilog-A description language to the physical integration in big-A and big-D systems on chip (SoCs). The top-down mixed-signal design methodology is applied to three key families of IP blocks: A/D and D/A data converters and clock phase-locked loops (PLLs). The course also provides hands on practice of the optimization of these mixed-signal IP blocks using electronic design automatic (EDA) tools and CMOS process design kits (PDKs).

## Specific objectives:

- 1. Learn to assess the different steps involved in the top-down design methodology of mixed-signal IP blocks in CMOS technologies for systems on chip (SoCs).
- $\hbox{2. Be able to specify a mixed-signal IP block using Verilog-A hardware description language (HDL).}\\$
- 3. Acquire knowledge on specific design techniques for three families of mixed-signal IP blocks: A/D and D/A data converters and clock phase-locked loops (PLLs).
- 4. Acquire hands on practice of mixed-signal IP optimization employing both open and industrial electronic design automatic (EDA) tools and CMOS process design kits (PDKs).

# **STUDY LOAD**

Туре	Hours	Percentage
Hours large group	20,0	20.00
Self study	70,0	70.00
Hours small group	10,0	10.00

**Total learning time:** 100 h

**Date:** 28/06/2024 **Page:** 1 / 3



## **CONTENTS**

# **Introduction to Mixed-Signal CMOS Design Flows**

#### **Description:**

Top-down design methodology of mixed-signal ICs. IP block specification through IC architecture functional simulation. IP block integration in big-A and big-D IC design flows. Best practices for IP portability in CMOS technologies. Trending topics and challenges in mixed-signal IP circuit design.

**Full-or-part-time:** 1h Theory classes: 1h

## **IP Architecture Modeling with Verilog-A**

#### **Description:**

Mixed-signal circuit simulation techniques: electrical network versus event driven. Analog hardware description languages (AHDLs). Introduction to Verilog-A language: basics (data types, expressions, signals, functions), analog behavior and design hierarchy.

Full-or-part-time: 3h Theory classes: 3h

#### **Analog-to-Digital Data Converters**

# **Description:**

Sampling and quantization in data conversion. ADC figures of merit (DNL, INL, SNDR, ENOB, DR, OSR, FOMS/W). Flash ADCs. Sub-ranging, time-interleaving and pipelining. Successive-approximation (SAR) A/D converters. Oversampled Delta-Sigma modulators (CT, SC, DEM, IADC, Zoom). Asynchronous integrate-and-fire (IAF) modulators. Time-domain conversion (TDC).

**Full-or-part-time:** 6h Theory classes: 6h

#### **Digital-to-Analog Data Converters**

### **Description:**

Multi-stage noise shaping (MASH) D/A converters. Pulse modulation techniques.

**Full-or-part-time:** 2h Theory classes: 2h

# Integer-N Clock Phase-Locked Loops

# **Description:**

Basic PLL architecture. Controlled oscillators and frequency dividers. Phase/frequency detectors and charge pumps. Loop filter and PLL stability. Phase noise, jitter and lock-in time figures of merit.

**Full-or-part-time:** 4h Theory classes: 4h

**Date:** 28/06/2024 **Page:** 2 / 3



## **Automatic Circuit Optimization**

# **Description:**

Analysis of IP performance versus resources (power and area). IP circuit parametrization for optimization. General optimization rules and algorithms. Multi-variable cost functions. Optimization against CMOS process, supply voltage and temperature range (PVT).

**Full-or-part-time:** 2h Theory classes: 2h

# **Mixed-Signal EDA Tools**

#### **Description:**

Open source and commercial electronic design automation (EDA) tools and CMOS process design kits (PDKs) for mixed-signal IP design. Mixed-signal circuit simulation and optimization tools.

**Full-or-part-time:** 2h Theory classes: 2h

#### **GRADING SYSTEM**

Evaluation according to the following weighted rule: proposed exercises (10%), lab report (40%) and exam (50%). If exam mark is under 4/10, a remedial exam needs to be passed and its mark is downscaled to 80%.

# **BIBLIOGRAPHY**

#### Basic:

- Plassche, R.J. van de. CMOS integrated analog-to-digital and digital-to-analog converters. 2nd ed. Springer, 2003. ISBN 9781571812773.
- Pavan, S.; Schreier, R.; Temes, G.C. Understanding delta-sigma data converters. 2nd ed. Wiley-IEEE Press, 2017. ISBN 9781119258278.
- Razavi, B. Design of CMOS phase-locked loops: from circuit level to architecture level. Cambridge University Press, 2020. ISBN 9781108494540.
- Accellera Systems Initiative. Verilog-AMS Language Reference Manual v2.4.0 [on line]. v2.4.0. Napa, CA: Accellera Systems Initiative Inc., 2014 [Consultation: 18/06/2024]. Available on: <a href="https://www.accellera.org/images/downloads/standards/v-ams/VAMS-LRM-2-4.pdf">https://www.accellera.org/images/downloads/standards/v-ams/VAMS-LRM-2-4.pdf</a>.
- Hastings, A. The art of analog layout. 3rd ed. Pearson, 2023.

**Date:** 28/06/2024 **Page:** 3 / 3