



Course guide

2301204 - SD - Semiconductor Devices

Last modified: 16/04/2024

Unit in charge: Barcelona School of Telecommunications Engineering
Teaching unit: 1022 - UAB - (ANG) pendent.

Degree: MASTER'S DEGREE IN SEMICONDUCTOR ENGINEERING AND MICROELECTRONIC DESIGN (Syllabus 2024).
(Optional subject).

Academic year: 2024 **ECTS Credits:** 6.0 **Languages:** English

LECTURER

Coordinating lecturer: Consultar aquí / See here:

[Jiménez Jiménez, David](#)

Others: Consultar aquí / See here:

[Iñiguez Nicolau, Benjamí](#)
[Amat Bertrán, Esteve](#)

PRIOR SKILLS

Basic knowledge of electronic properties of semiconductors and basic building blocks made with semiconductors

TEACHING METHODOLOGY

Classroom lectures: 39 h
Lab sessions: 9 h
Places of lab sessions: UAB, CNM, URV - online
Autonomous work of the student: 90 h

LEARNING OBJECTIVES OF THE SUBJECT

1. To be able to recognize and devise potential solutions for the challenges faced by the microelectronic industry in the context of transistor scaling.
2. To be able to design a well-tempered transistor for targeted circuit performance in the digital / analog / RF domain recognizing the common trade-off between power dissipation and performance.
3. To be able to extract transistor model parameters for a given fabrication technology.
4. To acquire hands on practice in device characterization of incumbent transistor technologies.

STUDY LOAD

Type	Hours	Percentage
Self study	102,0	68.00
Hours large group	39,0	26.00
Hours small group	9,0	6.00

Total learning time: 150 h



CONTENTS

Semiconductor Devices

Description:

*MOSFET physics

Brief review of the long-channel MOSFET physics. Short-channel effect. High-Field Transport. MOSFET Threshold Voltage and Channel Profile Design. MOSFET degradation and breakdown at high fields

*CMOS performance factors

MOSFET scaling. Basic CMOS circuit elements. Parasitic elements: S/D resistance, G resistance, parasitic capacitances, interconnect R and C. CMOS delay and sensitivity to device parameters. Performance factors of FETs in RF circuits.

*Performance factors of FETs in memories

SRAM, DRAM, non-volatile memory: memory speed, memory retention time, memory endurance, power dissipation, power supply voltages, memory cell size, scaling properties.

*Silicon-on-insulator (SOI) and multiple-gate FETs

SOI MOSFETs: Fabrication technology. Key advantages respect to the bulk CMOS technology. Physics and engineering of SOI MOSFETs in the context of scaling. Multiple-gate FETs (FinFETs, Nanosheet FET, Vertical Nanowire FET): Fabrication technology. Key advantages. Physics and engineering of Multiple-gate FETs in the context of scaling.

*FET engineering

Technological innovations to leverage the benefits of scaling: strained materials, high-k dielectrics, metal gate electrodes, ultra-thin body SOI, multiple-gate architectures, III-V materials, low-dimensional materials, low-T CMOS.

*Connecting FET technology with circuit performances

Compact modeling for DC, frequency domain, time domain, and noise analysis. Parameter extraction

*Other advanced transistors and device research directions

HEMTs for RF and power circuits. BiCMOS for analog and mixed-signal applications. Tunnel-FETs for low-power switching applications. Research directions from the device perspective: roadmap for logic / memories / analog / RF.

Full-or-part-time: 48h

Theory classes: 39h

Laboratory classes: 9h

GRADING SYSTEM

Subject evaluation: course work (40%) + exam (60%)

BIBLIOGRAPHY

Basic:

- Tsividis, Y.; McAndrew, C. Operation and modeling of the MOS transistor. 3rd ed. New York : Oxford: Oxford University Press, 2011. ISBN 9780195170153.
- Sze, S.M.; Li, Y.; Ng, K.K. Physics of semiconductor devices. Fourth edition. Hoboken, N.J.: Wiley, 2021. ISBN 9781119429111.
- Taur, Y.; Ning, T.H. Fundamentals of modern VLSI devices. 3rd ed. United Kingdom: Cambridge University Press, 2022. ISBN 9781108480024.

Complementary:

- Gindelblat, G. Compact modeling: principles, techniques and applications. Springer, 2010. ISBN 9789048186136.